Jump to Content
Register Log in

Bitwise
Blog
Forums
Episode Guide
twitter
We are currently in the process of converting the website to the new design. Some pages, like this one, are still broken. We appreciate your patience.
Bitwise»Episode Guide
RISC-V Toolchain Implementation
References ▼
Andrew Waterman and Krste Asanović
The RISC-V Instruction Set Manual - Volume 1: User-Level ISA
[1]5:44[2]8:05[3]13:30
[4]20:47[5]39:36[6]44:27
[7]58:57[8]1:03:26[9]1:09:00
[10]1:18:27[11]1:22:25
Filter mode:
Topics
isa
language
parsing
(null topic)
Media
🗹Administrivia
🗪Chat Comment
🖮Programming🟉
📖Research
🗩Speech
🎭
🏟
🔗
Link to: current timestamp
Credits
Host
Per Vognsen
Indexer
Matt Mascarenhas
?
?

Keyboard Navigation

Global Keys

[, < / ], > Jump to previous / next episode
W, K, P / S, J, N Jump to previous / next marker
t / T Toggle theatre / SUPERtheatre mode
V Revert filter to original state Y Select link (requires manual Ctrl-c)

Menu toggling

q Quotes r References f Filter y Link c Credits

In-Menu Movement

a
w
s
d
h j k l
←
↑
↓
→

Quotes and References Menus

Enter Jump to timecode

Quotes, References and Credits Menus

o Open URL (in new tab)

Filter Menu

x, Space Toggle category and focus next
X, ShiftSpace Toggle category and focus previous
v Invert topics / media as per focus

Filter and Link Menus

z Toggle filter / linking mode

Credits Menu

Enter Open URL (in new tab)
0:09Recap and set the stage for the day, with a note that off-stream work will now be covered in write-ups, rather than on stream
🗩
0:09Recap and set the stage for the day, with a note that off-stream work will now be covered in write-ups, rather than on stream
🗩
0:09Recap and set the stage for the day, with a note that off-stream work will now be covered in write-ups, rather than on stream
🗩
2:05Plan to create two tools: assembler and simulator
🗩
2:05Plan to create two tools: assembler and simulator
🗩
2:05Plan to create two tools: assembler and simulator
🗩
5:44Chapter 19 - RV32/64G Instruction Set Listings1
📖
5:44Chapter 19 - RV32/64G Instruction Set Listings1
📖
5:44Chapter 19 - RV32/64G Instruction Set Listings1
📖
8:05Dive into writing our RISC-V assembler, starting with an Instruction struct2
8:05Dive into writing our RISC-V assembler, starting with an Instruction struct2
8:05Dive into writing our RISC-V assembler, starting with an Instruction struct2
13:30Introduce decode_instruction() and encode_instruction() and declare our immediate field masks3
13:30Introduce decode_instruction() and encode_instruction() and declare our immediate field masks3
13:30Introduce decode_instruction() and encode_instruction() and declare our immediate field masks3
20:47Add cases for LUI, AUIPC, JAL, JALR and the branch instructions in decode_instruction()4
20:47Add cases for LUI, AUIPC, JAL, JALR and the branch instructions in decode_instruction()4
20:47Add cases for LUI, AUIPC, JAL, JALR and the branch instructions in decode_instruction()4
35:45Introduce empty decode_u_instruction(), decode_j_instruction(), decode_b_instruction() and decode_i_instruction()
35:45Introduce empty decode_u_instruction(), decode_j_instruction(), decode_b_instruction() and decode_i_instruction()
35:45Introduce empty decode_u_instruction(), decode_j_instruction(), decode_b_instruction() and decode_i_instruction()
36:21Look into handling the "'riscv_Op': undeclared identifier" error
36:21Look into handling the "'riscv_Op': undeclared identifier" error
36:21Look into handling the "'riscv_Op': undeclared identifier" error
38:54Just disable typeinfo for now
🗹
38:54Just disable typeinfo for now
🗹
38:54Just disable typeinfo for now
🗹
39:36Add cases for the load and store instructions in decode_instruction(), also introducing an empty decode_s_instruction()5
39:36Add cases for the load and store instructions in decode_instruction(), also introducing an empty decode_s_instruction()5
39:36Add cases for the load and store instructions in decode_instruction(), also introducing an empty decode_s_instruction()5
44:27Add a case for the integer register-immediate instructions in decode_instruction()6
44:27Add a case for the integer register-immediate instructions in decode_instruction()6
44:27Add a case for the integer register-immediate instructions in decode_instruction()6
58:57Add a case for the FENCE / FENCE.I instructions in decode_instruction()7
58:57Add a case for the FENCE / FENCE.I instructions in decode_instruction()7
58:57Add a case for the FENCE / FENCE.I instructions in decode_instruction()7
1:00:38Enable Ion's scan_int() to skip _ delimiters in int declarations
1:00:38Enable Ion's scan_int() to skip _ delimiters in int declarations
1:00:38Enable Ion's scan_int() to skip _ delimiters in int declarations
1:03:26Finish up the FENCE / FENCE.I case in decode_instruction()8
1:03:26Finish up the FENCE / FENCE.I case in decode_instruction()8
1:03:26Finish up the FENCE / FENCE.I case in decode_instruction()8
1:09:00Add a case for the integer register-register instructions in decode_instruction()9
1:09:00Add a case for the integer register-register instructions in decode_instruction()9
1:09:00Add a case for the integer register-register instructions in decode_instruction()9
1:18:27Add a case for the environment call and breakpoints instructions ECALL and EBREAK in decode_instruction()10
1:18:27Add a case for the environment call and breakpoints instructions ECALL and EBREAK in decode_instruction()10
1:18:27Add a case for the environment call and breakpoints instructions ECALL and EBREAK in decode_instruction()10
1:22:25Include the CSR (Control and Status Register) instructions in the ECALL / EBREAK case in decode_instruction(), introducing decode_csr_instruction()11
1:22:25Include the CSR (Control and Status Register) instructions in the ECALL / EBREAK case in decode_instruction(), introducing decode_csr_instruction()11
1:22:25Include the CSR (Control and Status Register) instructions in the ECALL / EBREAK case in decode_instruction(), introducing decode_csr_instruction()11
1:25:35Reflect on the day's work
🗩
1:25:35Reflect on the day's work
🗩
1:25:35Reflect on the day's work
🗩
1:26:55Q&A
🗩
1:26:55Q&A
🗩
1:26:55Q&A
🗩
1:28:03arbitraryslayer Hi pervognsen, I have a quick question. Why do you think C is preferred over C++ for system level when C++ has more features than C?
🗪
1:28:03arbitraryslayer Hi pervognsen, I have a quick question. Why do you think C is preferred over C++ for system level when C++ has more features than C?
🗪
1:28:03arbitraryslayer Hi pervognsen, I have a quick question. Why do you think C is preferred over C++ for system level when C++ has more features than C?
🗪
1:29:11nothings2 Also I wonder if bitfields would make instruction decoding cleaner
🗪
1:29:11nothings2 Also I wonder if bitfields would make instruction decoding cleaner
🗪
1:29:11nothings2 Also I wonder if bitfields would make instruction decoding cleaner
🗪
1:29:51Cut over to the extra stream
🗩
1:29:51Cut over to the extra stream
🗩
1:29:51Cut over to the extra stream
🗩